
75
& Control Card Instruction Manual
Bit 4 : Flash 1 Error (Web Server
Bit 5 : Flash 2 Error (Storage Flash)
Bit 7..15 : Reserved (0)
190
Bit 0 : No ACK received
Bit 1 : Address overflow
Bit 2 : Polling Error
Bit 3..15 : Reserved (0)
Test code read from the FPGA (0x5C)
FPGA Program Version High
Bit 0 : Basic PLL Locked
Bit 1 : Serial PLL Locked
Bit 2 : External DCM Locked
Bit 3 : External Clock Valid
Bit 5..4 : CAM Timer state (00 – Idle, 01 – Armed, 10 - Running)
Bit 6 : Streaming ADC Board data
Bit 7 : Overload
Stream Port Ethernet Status
Bit 0 : XGMII RX DCM Locked
Bit 1 : XGMII Link
Bit 2 : Reserved for internal use (TX Buffer is full)
Bit 7..3 : Reserved (0)
197
External Clock Frequency in kHz (MSB first)
200
Stream Port RX Error Counter
202
Stream Port RX Overflow Counter (MSB first)
204
Stream Port RX Packet Counter (MSB first)
214
218
bit 31..2 – Reserved (0)
bit 1 – Storage Flash is busy (1) or free (0)
bit 0 – WEB Flash is busy (1) or free (0)
DDToIP Version 1 Instruction Counter
Comentários a estes Manuais